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Introduction 
 Application of IMSE and US Mixed-Signal Design expertise to space 
ASICs 
• Collaboration with Instituto Nacional de Técnica Aeroespacial (INTA) 
started in 2008 
• Selection of technology from an European foundry (AMS 0.35µm) 
– Mature, reliable, long-life (automotive market) 
– Reduced prototyping and low-volume production cost 
– Suitable for moderate performance MS designs 
• Start from the ground (technology evaluation and characterization) 
 
Design, then try to see what happens….. or 
See what happens, then design! 
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Objectives 
 Evaluation 
• At low-temperature (-110ºC) 
• Radiation (TID, SEE) 
 Development 
• Models of Enclosed-Layout Transistors 
• RHBD Digital Library 
 Application 
• Two instrumentation chips for Mars missions 
• Future use in internal projects and in collaboration with other 
interested groups 
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Test Chips (2) – CHIPS #1 & #2 
CHIP#1 with five 
multiplexed arrays of 4 x 
4 CMOS transistors 
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Test Chips (3) – Muxed Arrays 
MUX-D connects to DRAIN the drains of all 
transistors in its column, other columns have 
its drain open; MUX-S connects to SOURCE 
the source of all transistors in its column, other 
columns have its source to BULK; MUX-G 
connects to GATE the gates of all transistors 
in its row, other rows have its gate to BULK 
(GND (NMOS) or to VDD (PMOS)). SOURCE, 
GATE and DRAIN are connected externally to 
the measuring equipment. 
RADIATE sets all transistors with gate to VDD 
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Test Chips (4) – CHIP#3 
Dedicated to evaluation of SEU, SET and SEL 
in standard and RHBD digital cells. 
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Temperature & TID 
Characterization 
Hardware 
Switch Matrix Board 
Connects measurement lines 
and stores the configuration 
bits for control of DUT. 
PC 
•Programming of configuration register 
•Control of HP 4155A (test configuration, 
execution & data trace) 
•Output-data local storage 
•Test Automation 
HP 4155A Semiconductor 
Parametric Analyzer 
•Stimuli generation 
•Output data sampling 
ASIC board 
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ADCs to detect and resolve 
over-current in supply lines 
due to latch-ups 
FPGA monitors SEU, SET & 
Latch-Up events and resets 
power lines if neccessary 
Monitors up to six different 
supplies 
PC 
•Periodically reads SEU, SET & 
Latch-Up totals from the FPGA 
•Output-data local storage 
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Postprocessing Software 
Raw data visualization 
Parameter extraction 
Graphical data comparison 
among tests performed in 
different conditions 




Evaluation of AMS 0.35mm CMOS for Space Applications 
Universidad de Sevilla / IMSE-CNM 14/36 
Data Post-processing 
 Raw data is compensated for: 
• Voltage drop in multiplexer switches 
• Body-effect due to increase in source voltage 
• Leakage currents in input pads and multiplexers 
CMOS Parameters Extracted: 
Vth (linear (Vds=Vgs) and saturation (Vds=0.1 V)) 
Subthreshold leakage current 
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Test Facilities 
 Low-Temperature 
• Instituto de Microelectrónica de Sevilla 
• Instituto Nacional de Técnica Aeroespacial (INTA) 
 TID 
• Laboratorio de Radiofísica – Univ. de Santiago de Compostela 
 SEE 
• Centre de Ressources du Cyclotron – Louvain-la-Neuve 
• Centro Nacional de Aceleradores - Sevilla 
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Operation at Low Temperature 
 Instruments located in the outside of the main spacecraft 
body (masts, booms) have to stand temperatures below the 
range characterized by the foundries. 
• Alternatives: 
– Heat the ASIC to keep it within the standard temperature range (complex 
assembly and high power consumption) 
– Characterize the behaviour at lower temperatures, adapt the models if 
needed, and take extra margins in the design. 
 
AMICSA 2012 
Evaluation of AMS 0.35mm CMOS for Space Applications 
Universidad de Sevilla / IMSE-CNM 18/36 
Low Temperature Measurements 
 IMSE 
• Down to -55ºC using 
Thermonics T-2650BV 
 INTA 
• Down to -110ºC using SUN 
Systems liquid N2 cooled 
thermal chamber. 
Low-Temperature (-110ºC) setup at INTA 
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Low Temperature Results 































Temperature dependence do not show unexpected behaviour beyond the range 
guaranteed by the foundry (-40ºC) 
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a) Standard c) Double Ringed-Source
b) Ringed-Source
 Accounts for extra S-D current 
by an effective width Weff 
• For Ringed-Source: 
 















































• Incorporated in transistor models 
and extraction tools. 
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TID Tests 
 Three TID Test Campaigns 
• CHIP#1, preliminary test, 1 day, 65 krad(Si) 
• CHIP#1, 4 samples, 9 days, 350 krad(Si) 
– From 0.02 rad/s to 2.5 rad/s, doubling at each step. 
– Annealing 6 weeks @RT, 84 hours @ 100ºC unbiased, 84 hours @ 100ºC 
biased. 
• CHIP#2, 4 samples, 6 irradiation steps of 42 hours each, reaching 
1Mrad(Si) over 6 weeks, with delayed measurements.  
– From 0.5 rad/s to 2 rad/s, increasing by 1.33 at each step. 
– Annealing 16 days @RT -> 95 hours @ 100ºC unbiased -> 73 hours @ 
100ºC unbiased. 
• Irradiations performed at Laboratorio de Radiofísica (USC, Spain) 
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Irradiation  CHIP#1 – NMOS/M 

























Drift inmediately after irradiation negligible for thin-oxide gates. More significant for thick-
oxide with short length 
Leakage important for short transistors. Negligible effect for long transistors with thin-
oxide. 
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Annealing  CHIP#1 – NMOS/M 
























Irradiation: Days 0 to 9 (up to 350 krad(Si)) 
Annealing: Day 47, 6 wk @ RT;  Day 54, 70h @100ºC unbiased, Days 61/ 63/ 64/ 69, after 
90/ 112/  133/ 157 hours @ 100ºC biased  
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Ids vs. Vgs – NMOS/M (0-1Mrad) – CHIP#2 











NMOSM, L=0.5,  0 - 1010 krad
w1/0.5 - 0 krad
w1/0.5 - 1010 krad
w2/0.5 - 0 krad
w2/0.5 - 1010 krad
w3/0.5 - 0 krad
w3/0.5 - 1010 krad
Rw2/0.5 - 0 krad
Rw2/0.5 - 1010 krad
Rw3/0.5 - 0 krad
Rw3/0.5 - 1010 krad


















NMOS, L=0.35,  0 - 1010 krad
w1/0.35 - 0 krad
w1/0.35 - 1010 krad
w2/0.35 - 0 krad
w2/0.35 - 1010krad
w3/0.35 - 0 krad
w3/0.35 - 1010 krad
w4/0.35 - 0 krad
w4/0.35 - 1010 krad
w5/0.35 - 0 krad
w5/0.35 - 1010 krad
Rw4/0.35 - 0 krad
Rw4/0.35 - 1010 krad
Rw5/0.35 - 0 krad
Rw5/0.35 - 1010 krad





Irradiation: 6 weekly steps of 42 hours each (up to 350 krad(Si)) 
Thin-oxide (NMOS): Little effect for standard layout, negligible for ringed layout 
Thick-oxide (NMOSM): Increase in zero bias leakage for standard transistors. Increased 
subthreshold swing in all types. 
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Dependence on Transistor Dimensions 
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∆Vth for thick-oxide NMOS after: 1) 1 Mrad(Si); 2) 16 days @25ºC; 3) 95 hours @ 100ºC; 4) 
168 hours @ 100ºC 
Note clustering on transistor length: 0.5µm (red); 1µm (green); 3µm (blue); and stronger 
effect for narrow transistors 
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Comparison of Irradiation Campaigns 
Comparison made using transistors of similar 
dimensions. 
Upward shift of ∆Vth for NMOSM and PMOSM 
transistors in second TID test (up to 1 Mrad). 
Probably due to longer time between irradiation 
steps, combined with faster annealing of oxide 
charges (Not) than interface charges (Nit). 
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SEE Tests 
 Eight-hours beam time using 
Heavy-Ion Cocktail #1 of 
Cyclone-UCL 
• Normal incidence, room 
temperature. 
• Measurements on 2 samples 





15N3+ 3.3 60 59 
20Ne4+ 6.4 78 45 
40Ar8+ 15.9 151 40 
84Kr17+ 40.4 305 39 




[1/s·cm2] Standard Ringed Enclosed DICE 
6.4 5.6·107 3 0 0 0 
15.9 2.8·107 178 1 0 0 
40.4 7.5·106 233 127 15 0 
67.7 5.5·106 617 179 104 4 SEU Errors 
Ion Cocktail #1 
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SEU & Latchup Results 












































SEU Lth [MeV·cm2/mg]  /  
σsat [cm2] 
Standard:      5.5                
2.8·10-6 
Ringed:       16.0                
3.3·10-7 
Enclosed:    35.0                
1 9·10-7 
                              
 
Latch-Up Lth [MeV·cm2/mg]  /  
σsat [cm2] 
Standard:         9                         
1.1·10-5 
RHBD:         > 67.7                          
? 
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Summary of Tests 
CHIP#1  
Temperature:  -50, -25, 0, 25, 50, 75 ºC  @ IMSE 
Temperature:  -50, -70, -90, -110 ºC        @ INTA 
TID: 1.15, 3.7, 8.9, 19.4, 40, 81, 167, 326, 366 krad(Si)  @ USC 
SEE: N, Ne, Ar, Kr, Xe   @ UCL 
Annealing   @ IMSE 
 
CHIP#2 
Temperature / -50, 25, 100 ºC   @ IMSE 
TID / 75, 175, 305, 480, 710, 1010 krad(Si)   @ USC 
Annealing   @ IMSE 
 
CHIP#3  
SEE:  @ UCL (scheduled for October 2012) 
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Conclusions 
Temperature 
Behaviour down to -110ºC in good agreement with the prediction of the 
standard foundry models.  
TID 
Vth drift low (< 30 mV @ 300 krad(Si)) for thin-oxide transistors. 
Vth drift moderate (+180mV PMOSM, -30mV NMOSM @ 300 krad(Si)) for 
thick-oxide transistors 
Ringed-source layout is effective in reduction of TID induced S-D leakage in 
NMOS. 
SEE 
SEU Lth [MeV·cm2/mg]: 5.5 (standard); 16 (ringed-source); > 68 (DICE) 
Latch-Up Lth [MeV·cm2/mg]: 9 (standard); > 68 (RHBD layout) 
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Future Work 
 RHBD Digital Library 
• Perform SEE Tests 
• Improve cell layout and add more cell types  
 Analog 
• Model dependence of Vth with radiation and transistor dimensions 
• Characterize bipolar devices for displacement damage using 
proton source at CNA 
AMICSA 2012 
Evaluation of AMS 0.35mm CMOS for Space Applications 
Universidad de Sevilla / IMSE-CNM 36/36 
Thank you for your attention! 
